Publication

Export 57 results:
Filters: Keyword is psclab  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
B
Y. I. Li and Ren, F. , BNN Pruning: Pruning Binary Neural Network Guided by Weight Flipping Frequency, International Symposium on Quality Electronic Design (ISQED). Santa Clara, CA, 2020. (186.31 KB)
Z. Liu, Li, Y. , Ren, F. , and Yu, H. , A Binary Convolutional Encoder-decoder Network for Real-time Natural Scene Text Processing, The 1st International Workshop on Efficient Methods for Deep Neural Networks - Conference on Neural Information Processing Systems (NIPS). 2016. (773.3 KB)
A
S. Biookaghazadeh, Zhao, M. , and Ren, F. , Are FPGAs Suitable for Edge Computing?, The USENIX Workshop on Hot Topics in Edge Computing (HotEdge '18). BOSTON, MA, 2018. (363.22 KB)
H. Park, Dorrance, R. , Amin, A. , Ren, F. , Marković, D. , and Yang, C. K. Ken, Analysis of STT-RAM Cell Design With Multiple MTJs Per Access, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). IEEE Computer Society, pp. 53-58, 2011. (320.88 KB)
9
B. Hu, Ren, F. , Chen, Z. - Z. , Jiang, X. , and Chang, M. - C. Frank, 9-bit time–digital-converter-assisted compressive-sensing analogue–digital-converter with 4 GS/s equivalent speed, IET Electronics Letters, vol. 52, no. 6, pp. 430-432, 2016. (511.29 KB)
8
B. Hu, Ren, F. , Chen, Z. - Z. , Jiang, X. , and Chang, M. - C. Frank, An 8-Bit Compressive Sensing ADC With 4GS/s Equivalent Speed Utilizing Self-Timed Pipeline SAR-Binary-Search, IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 63, no. 10, pp. 934-938, 2016. (1.8 MB)
3
Y. I. Li, Liu, Z. , Liu, W. , Jiang, Y. , Wang, Y. , Goh, W. Ling, Yu, H. , and Ren, F. , A 34-FPS 698-GOP/s/W Binarized Deep Neural Network-based Natural Scene Text Interpretation Accelerator for Mobile Edge Computing, IEEE Transactions on Industrial Electronics (TIE), vol. 66, no. 9, pp. 7407-7416, 2019. (3.34 MB)

Pages