

# Analysis of STT-RAM Cell Design with Multiple MTJs Per Access

Henry Park, Richard Dorrance, Amr Amin, Fengbo Ren, Dejan Marković, and C.K. Ken Yang  
Department of Electrical Engineering  
University of California, Los Angeles  
Los Angeles, CA 90095  
henrypark@ucla.edu

**Abstract**— Density of STT-RAMs is limited by the area cost and width of the access device in a cell since it needs to support the programming currents. This paper explores a cell structure that shares each cell's access transistor with multiple MTJ memory elements. Feasibility and limitations of such a cell structure is explored for both reading and writing of the memory. The analytical and simulation results indicate that only small amount of sharing is possible and having MTJs that can handle a high read current without disturbing the cell is needed.

**Keywords**—component; STT-RAM, Magnetic Tunnel Junction, 1T-3MTJ

## I. INTRODUCTION

Aggressive integration of on-chip memory arrays raises the need for high-density memories. Advances in spin-torque transfer RAM (STT-RAM) enable storing data in a magnetic tunneling junction (MTJ) comprising a thin insulator and ferromagnetic sheets. The technology has shown promise as dense arrays of MTJs have been fabricated with very small cell sizes [1, 2]. However, as shown in Fig. 1, due to the required junction current density for switching, the access transistor must be sized to support such currents. For technology nodes down to 32nm, the actual cell size is determined by the access transistor. This paper analyzes the effectiveness and challenges in building an STT-RAM memory cell that shares multiple MTJs in a cell with a single access transistor.

## II. BACKGROUND

Similar to most memories, an STT-RAM typically employs a structure with one MTJ switched/accessed by a single access transistor (1T-1MTJ). The organization of a conventional STT-RAM is shown in Fig. 2(a). The access transistor is sized [3] to meet the minimum write current requirement for the cell to switch either in the parallel to anti-parallel,  $\min(I_w(AP \rightarrow P))$ , or vice versa,  $\min(I_w(P \rightarrow AP))$ . Directions of each switching current are depicted in Figure 3. Switching from AP to P is equivalently moving operating point from A to B in Fig. 3(a) while switching in reverse direction (P to AP) is from C to D in Fig. 3(b). In both cases current density can be improved by boosting voltages above the nominal supply level [4]. Since each cell has a dedicated access device, a cell's value is not perturbed by the writing of other cells. As long as the maximum read current,  $\max(I_R(AP))$  or  $\max(I_R(P))$ , provides sufficient margin from the minimum write currents, the cell




Fig. 1. Required normalized NFET cell area at different technology nodes (RA =  $4.9 \Omega \cdot \mu\text{m}^2$ , TMR = 120%, MTJ size =  $70 \times 120 \text{ nm}^2$ )

remains stable during a read operation (we assume minimum write current at 99.99% switching probability while maximum read current is at 0.01%). Such reliable read operation is traded with scalability of the memory cell due to minimum NFET size (Fig. 1). This paper explores possibility of sharing multiple MTJs with a single access device to reduce its impact on the cell size.

## III. DESIGN CONSIDERATIONS

Structure of multiple MTJs per cell is shown in Fig. 2(b). The figure shows a simple case of two MTJs per single access NFET, but theoretically more MTJ devices could share a single NFET. While improving array density, this structure introduces additional complexity and limitations in both reading and writing. In general, when one cell is accessed, current can flow between the bit-lines through resistive paths formed by non-accessed cells. Fig. 4 shows such an example. This parasitic current results in both degraded read and unstable non-accessed cells during writes. It may also limit the number of cells in a column hence leading to a finer sub-array partitioning of the memory. Similar analysis can be found from papers of cross-point (CP) cell MRAM (Magnetic Random Access Memory), where the authors removed the access device to minimize the




Fig. 2. (a) Standard 1T-1MTJ Structure (left). (b) Suggested 1T-2MTJ Structure with separated bit lines (right).




Fig. 3. Load line of NFET and MTJ device (G denotes conductance) in case of (a) reading or writing R<sub>P</sub> (above) and (b) writing R<sub>AP</sub> (below).

cell area smaller than 6F<sup>2</sup> but they also revealed limitations on the array size and MTJ characteristics [5~7].

#### A. Impact of MTJ Sharing on Reads

Fig. 4 can be used to illustrate when a single MTJ in a cell is being read. The total amount of read current is the sum of the main MTJ current (I<sub>MTJ</sub> through MTJ1 in the Fig. 4) and the parasitic current through all other MTJs attached to its bit-line (BL1). If the number of MTJ devices per cell is N<sub>MTJ</sub> and the number of cells per column is N<sub>C</sub>, then the equivalent parasitic resistance between BL1 and V<sub>AC1</sub> are expressed as [7]

$$R_{PAR} = \frac{(N_{MTJ} + N_C - 1)}{(N_{MTJ} - 1) \cdot (N_C - 1)} R_{MTJ} = A_{PAR} \cdot R_{MTJ} \quad (1)$$

R<sub>MTJ</sub> is a discrete random variable bounded by R<sub>P</sub> and R<sub>AP</sub>. In comparison to a 1T-1MTJ cell, the parasitic resistive paths reduce the resistance difference when reading either R<sub>P</sub> or R<sub>AP</sub> of MTJ1. The parasitic paths effectively reduce the TMR seen




Fig. 4. Illustration of parasitic current disturbance. I<sub>MTJ</sub> is the wanted current through the selected device.




Fig. 5. (a) Load line of NFET and MTJs during read access (upper). (b) A<sub>PAR</sub> as function of the number of MTJs per cell and the number of cells per column (lower left). (c) Effective TMR as a function of A<sub>PAR</sub> and TMR (lower right).

by the read sense amplifier and an effective TMR can be expressed as

$$TMR_{eff} = \frac{R_{AP} \parallel A_{PAR} \cdot R_P - R_P \parallel A_{PAR} \cdot R_{AP}}{R_P \parallel A_{PAR} \cdot R_{AP}} \quad (2)$$

$$= \frac{(A_{PAR} - 1) \cdot TMR}{(A_{PAR} \cdot (1 + TMR) + 1)}$$

Fig. 5(a) illustrates the impact of the parasitic resistance on current load lines from an MTJ resistance loading the nonlinear switching characteristics of an NFET. R<sub>P</sub> and R<sub>AP</sub> result in different load lines. Since R<sub>AP</sub> has a higher resistance, the operating point during a read (point A) shows a lower current and lower voltage across the access device (V<sub>AC</sub>). A region of uncertainty can be overlaid onto the load lines. When the regions overlap due to R<sub>PAR</sub>, incorrect sensing can occur. The overlap condition occurs when min(I<sub>R</sub>(P)) < max(I<sub>R</sub>(AP)) which corresponds to A<sub>PAR</sub> < 1. Fig. 5(b) shows that A<sub>PAR</sub> becomes smaller as number of MTJs per cell or number of cells




Fig. 6. Resistor network. Access transistors and bit-line drivers control every node voltage to properly control leakage current. However, this concept is practically unrealizable due to circuit complexity.




Fig. 7. Equivalent simplified model of memory array for (a)  $R_P$  to  $R_{AP}$  and (b)  $R_{AP}$  to  $R_P$  write access. Node-to-node impedance is max; therefore the leakage current is minimum. This optimistic case study sets the lower boundary of NFET size.

per column increases. Fig. 5(c) plots equation (2) to relate  $A_{PAR}$  and the MTJ's TMR with the  $TMR_{eff}$ . Intuitively,  $APAR > 1$  can be maintained for small values of #cells per column and #MTJs per cell. Section III describes these limits in greater detail. For TMR greater than 100%, a safe margin for successful read access can be achieved when the sub-array size (i.e. total number of MTJs per column) is kept below 9.

### B. Impact of MTJ Sharing on Writes

Designing a cell with multiple MTJs for programming has two primary issues. First, writing a cell can result in an unintentional write of a non-accessed MTJ due to the parasitic current. Second, the parasitic paths can reduce the current through the accessed MTJ hence requiring a larger access transistor to provide the current.

A column of cells with multi-MTJ cells can be ideally modeled as a network of resistors (MTJs) as shown in Fig. 6. Each node can have an optimal voltage set such that the write current,  $I_{MTJ}$ , through the accessed MTJ is maximized and the  $I_{PAR\_MTJ}$  through any of the non-accessed MTJs is minimized. Since  $I_{PAR\_MTJ}$  must be smaller than  $\max(I_R(AP))$  or  $I_R(P)$  to avoid any probability of false switching, the ratio of the  $I_{PAR\_MTJ}/I_{MTJ}$  determines the minimum ratio of  $\max(I_R)/\min(I_W)$  required for the MTJ in order for a multi-MTJ cell to be possible. Actual implementation deviates from this lower bound depending on the ability to accurately set the individual node voltages. Section III addresses these cases. Analysis made here provides a lower bound.




Fig. 8. (a) Switching current of '1' ( $R_P$  to  $R_{AP}$ ) and Leakage current. At operating point A, the current through the selected MTJ should be greater than the minimum write current while the leakage current through any non-accessed device should be smaller than the maximum read current. (b) Programming current of '0' ( $R_{AP}$  to  $R_P$ ) and Leakage current.




Fig. 9. Required ratio of minimum read current and maximum write current for AP to P and P to AP switching. As switching current is more asymmetric (0.6  $\rightarrow$  0.4), the required current ratio of AP to P switching (dotted lines) is higher. The reverse relation can be seen from P to AP switching (solid lines).

Determining the minimum ratio for Fig. 6 is equivalent to a simplified model of 2 cells per column and 2 MTJs per cell as shown in Fig. 7. The worst-case conditions for writing P  $\rightarrow$  AP and AP  $\rightarrow$  P are shown. Writing a "1" (P  $\rightarrow$  AP) can be visualized graphically in Fig. 8(a) when the  $I_{MTJ}$  at point A  $>$   $\min(I_W(P \rightarrow AP))$ .

TABLE I. THE WORST-CASE LEAKAGE DURING WRITE ACCESS

Switching from $R_P$ to $R_{AP}$				
$R1$	$R2$	$R3$	$R4$	Requirement
$R_P$	$R_P$	$R_P$	$R_P$	$\frac{1}{3} \cdot I_{WR\_MIN}^{P \rightarrow AP} < I_{READ\_MAX}^P$
$R_P$	$R_P$	$R_P$	$R_{AP}$	$\frac{1}{(3 + TMR)} \cdot I_{WR\_MIN}^{P \rightarrow AP} < I_{READ\_MAX}^{AP}$
Switching from $R_{AP}$ to $R_P$				
$R1$	$R2$	$R3$	$R4$	Requirement
$R_{AP}$	$R_P$	$R_P$	$R_P$	$\frac{(1 + TMR)}{3} \cdot I_{WR\_MIN}^{AP \rightarrow P} < I_{READ\_MAX}^P$
$R_{AP}$	$R_P$	$R_{AP}$	$R_P$	$\frac{(1 + TMR)}{(3 + TMR)} \cdot I_{WR\_MIN}^{AP \rightarrow P} < I_{READ\_MAX}^{AP}$

With this  $I_{MTJ}$  through the accessed MTJ, the worst-case parasitic current can be defined as listed in Table I where R2 and R3 in the first case and R4 in the second case have a chance to be flipped if  $I_{PAR\_MTJ} > \max(I_R)$ . When resistances through the parasitic path are equal, the ratio of  $\max(I_R)/\min(I_W)$  is roughly 1/3. As shown in the Table I, the value can depend TMR since the programmed value of the non-accessed MTJ can vary between  $R_P$  or  $R_{AP}$ . Fig. 8(b) and Table I show the worst case and ratio for writing a “0” (AP→P). Fig. 9 visualizes requirements listed in Table I. As  $I_W$  becomes highly asymmetric, the minimum ratio of read and write current should be higher. This plot indicates that the worst-case condition is generally dominated by maximum read current of  $R_{AP}$ .

The current through the parasitic resistance paths determine the additional amount of current that must be sourced by the access transistor. The lower bound of roughly 1/3 indicates that the access device must be increased by at least 1/3 of  $\min(I_W(P \rightarrow AP))$  for each additional MTJ/cell.

Depending on the ability to control the voltages at each node, a higher ratio may be required which implies that the given MTJ has very narrow state transition region over control current [8]. The results in the next section assume the least complex implementation where nodes  $V_{AC2}$  in Fig. 6 are not driven to a specific voltage when the cell is not accessed.

#### IV. SIMULATION RESULTS

Feasibility and performance of using multi-MTJ cells that share a single access transistor depends on MTJ characteristics. Our analysis optimizes the area of the cell in a multi-MTJ design using an MTJ with characteristics as indicated in Table II. Values in the table are based on measured results of recent publications [8, 9] with adjustable read/write current ratio. The cell area is minimized based on reducing the required access device size for writing. The minimum device size is determined by adjusting bit-line voltages to meet the design targets given in Table II. Maximum parasitic current of non-accessed MTJ is carefully tested under various worst case conditions to remain within the MTJ specification. For this simulation, a 45nm CMOS technology is used with HSPICE.

TABLE II. SIMULATED MTJ SPECS

MTJ specifications	
Terms	Value
$R_A$	$4.9 \Omega \cdot \mu m^2$
$R_P$	$750 \Omega$
TMR	120 (%)
Switching Current ( $I_W(P \rightarrow AP)$ )	$500 \mu A$
Switching Current ( $I_W(AP \rightarrow P)$ )	$375 \mu A$
$\max(I_R(P)) / \min(I_W(P \rightarrow AP))$	0.55
$\max(I_R(AP)) / \min(I_W(AP \rightarrow P))$	0.6~0.8




Fig. 10. NFET Area (normalized to 1T-1MTJ device size) as a function of number of MTJs per cell. Number of cells per column is fixed at 2. Higher tolerable read current lowers sensitivity of design space.




Fig. 11. NFET Area (normalized to 1T-1MTJ device size) as a function of number of MTJs per cell and number of cells in the sub-array. The number of cells per column has relatively small impact on the NFET size as long as bit-line drivers have controls on the leakage current. The max(read)/min(write) current ratio used in this plot is 0.7.

Our analysis explores the impact of the shared design on cell area and effective TMR for various numbers of MTJs per cell and numbers of cells per column. The simulation results of the shared structure are normalized by the 1T-1MTJ cell area.

##### A. Normalized NFET Size

Figure 10 shows normalized device area of the access transistor as a function of # MTJ per cell with different ratios of  $\max(I_R(AP))/\min(I_W(AP \rightarrow P))$ . With a large number of MTJs per cell, the parasitic path has low impedance leading to higher parasitic currents. Hence, the bit-lines associated with the non-accessed cells should be driven as strongly as possible to avoid sizing up the access NFET unnecessarily. An inherent tradeoff is present with the  $\max(I_R(AP))/\min(I_W(AP \rightarrow P))$  ratio




Fig. 12. Differential Read Current as a function of array structure. The  $\max(\text{read})/\min(\text{write})$  current ratio used in this plot is 0.7.




Fig. 13. Cell area reduction per MTJ compared to 1T-1MTJ device size. The  $\max(\text{read})/\min(\text{write})$  current ratio used in this plot is 0.7.

and the amount of parasitic current. As shown in the figure, if the node at the access device of a non-accessed cell is not driven, the ratio must increase to be greater than 0.5 for the multi-MTJ structure to be feasible. The slope of each curve increases with larger numbers of MTJs/cell because the non-accessed nodes (nodes  $V_{AC2}$  in Fig. 6) are not simultaneously driven. The larger number of parasitic paths in parallel with increasing number of MTJs/cell results in greater parasitic current through the non-accessed devices. Hence, the area efficiency degrades.

Fig. 11 sweeps the NFET size as a function of the number of cells per column (i.e. sub-array size). The sub-array size has little impact on the NFET size as long as net parasitic resistance is greater than the source impedance of bit-line driver. Once bit-line driver loses control over idle bit-lines,

however, the performance worsens considerably where the parasitic current cannot be properly controlled. Equivalently, if the non-accessed bit-lines are floating, the amount of NFET current is roughly proportional to the number of MTJs per cell and is very sensitive to the number of cells per column.

### B. Simulated Differential Read Current

As indicated by the effective TMR in Equation (2), parasitic resistors desensitize resistance variation of target MTJ. Fig. 12 shows that the differential read current is always less than 60% of 1T-1MTJ case. In this simulation, the access device size has been scaled as in Fig. 11. The results indicate that the differential current drops substantially with increasing number of MTJs per cell and hence realistically only 2 or 3 MTJs per cell is functionally feasible. With larger numbers of cells per column, we anticipate the differential read current to be  $<20\%$  of the 1T-1MTJ case putting more demand on the sensing circuitry or longer time for sensing.

### C. Area Saving

Assuming that access transistor size is a dominant factor of memory density, cell area reduction rate per MTJ is shown in Fig. 13. Note that this ratio is normalized to cell area of 1T-1MTJ case. This figure clearly indicates that higher memory density can be attained though the cost comes from reduced sensing margin and increased risk of data loss. Table III summarizes simulation results.

TABLE III. SIMULATION RESULTS

Terms	value
Number of MTJs per Cell	3
Number of Cells	3
Switching Current (P→AP)	500 $\mu\text{A}$
Switching Current (AP→P)	375 $\mu\text{A}$
Max Read Current/ Min Switching Current	70%
Differential Read Current (Normalized)	15%
Cell area per MTJ (Normalized)	56%

## V. CONCLUSION

This paper describes the impact of using multiple MTJs that shares a single access device in a cell. Because of the resistive nature of the MTJs, device sharing has substantial limitations due to the parasitic resistive paths that degrade both the read differential current and write stability. The technique promises modest improvements in the array density but can only be applied to small number of MTJs per cell and limited column size. Furthermore, MTJ characteristics must have a high  $\max(I_R)/\min(I_W)$  ratio in order to avoid instability of non-accessed MTJs.

#### ACKNOWLEDGMENT

This work was supported by the DARPA/MTO STT-RAM program. The authors would like to thank UCLA STT-RAM team for helpful discussions and for providing measurement data.

#### REFERENCES

- [1] C. Chappert, et al., "The Emergence of Spin Electronics in Data Storage", *Nature Materials*, June 2007, pp. 813-823.
- [2] M. Hosomi, et al., "A Novel Nonvolatile Memory with Spin Torque Transfer Magnetization Switching: Spin-RAM", *IEEE IEDM*, Dec. 2005, pp. 459-462.
- [3] A. Raychowdhury, et al., "Design Space and Scalability Exploration of 1T-1STT MTJ Memory Arrays in the Presence of Variability and Disturbances," in *Electron Devices Meeting (IEDM), 2009 IEEE International*, December 2009, pp. 1-4.
- [4] J. DeBrosse, et al., "1 16 Mb RAM featuring bootstrapped write drivers", *Symp. VLSI Technol.*, p. 454, 2004.
- [5] F. Z. Wang, "Diode-free magnetic random access memory using spin-dependent tunneling effect," *Appl. Phys. Lett.*, vol. 77, no. 13, pp. 2036-2038, 2000.
- [6] N. Sakimura, et al., "A 512Kb Cross-Point Cell MRAM," in *IEEE ISSCC Dig. Tech. Papers*, 2003, pp. 278-279.
- [7] C.J. Amsinck, et al., "Scaling constraints in nanoelectronic random-access memories," *Nanotechnol.*, vol. 16, no. 10, pp. 2251-2260, 2005.
- [8] P.K. Amiri, et al., "Low Write-Energy Magnetic Tunnel Junctions for High-Speed Spin-Transfer-Torque RAM", *IEEE Electron Device Letters*, January 2011, Vol. 32, Issue 1, pp. 57-59
- [9] Z. M. Zeng, et al., "Effect of resistance-area product on spin-transfer switching in MgO-based magnetic tunnel junction memory cells", *Appl. Phys. Lett.* 98, 072512, 2011