Home / Content / CSE 320 Design/Synthesis of Digital Hardware

CSE 320 Design/Synthesis of Digital Hardware

Course Description: 

This course focuses on fundamental concepts for designing and implementing digital circuits and systems on field-programmable gate array (FPGA). Topics include number systems and formats, boolean algebra, CMOS transistor, logic gates, power, combinational and sequential logic, finite state machine, timing, Verilog HDL, arithmetic units, memories, data flow control, and FPGA technology.

An important objective of the course is to equip and provide students with the necessary skills and abundant hands-on experience in dealing with digital circuits and systems in real hardware. For this purpose, the Nexys™4 DDR Artix-7 FPGA Boards and Xilinx Vivado Design Suite will be employed in tutorials, lab assignments, and class projects.

Offerings: 

Spring 2020

Lecture Schedule: 
T/Th 3pm-4:15pm
Instructor Office Hours: 
T/Th 10:30am-noon
TA Office Hours: 
M/W 4:40pm-5:30pm, F noon-12:50pm

Fall 2018

Lecture Schedule: 
T/Th 6pm-7:15pm
Instructor Office Hours: 
T 2:30pm-4pm, Th 1pm-2:30pm
TA Office Hours: 
M/W/F 11:50am-12:40pm

Fall 2017

Lecture Schedule: 
TTh 6pm-7:15pm
Instructor Office Hours: 
T 2:30pm-4pm, Th 1pm-2:30pm
TA Office Hours: 
MWF 11:50am-12:40pm

Fall 2016

Lecture Schedule: 
MW 6pm-7:15pm
Instructor Office Hours: 
M 2:30pm-4pm, W 1pm-2:30pm
TA Office Hours: 
T 6pm-6:50pm, W 4:50pm-5:40pm, F 12pm-12:50pm

Fall 2015

Lecture Schedule: 
MW 6pm-7:15pm
Instructor Office Hours: 
M 2:30pm-4pm, W 1pm-2:30pm
TA Office Hours: 
T 3pm-4:30pm, Th 1:30pm-3:00pm
Text Book: 
Digital Design and Computer Architecture, Second Edition
Authors: 
David Money Harris & Sarah L. Harris
Publisher: 
Morgan Kaufmann
ISBN-13: 
978-9382291527
ISBN-10: 
0123944244