Home / Content / Masudul Quraishi

Masudul Quraishi

Fall 2019 - Present
Computer Engineering (Computer Systems)

mquraish@asu.edu

Google Scholar Profile: 
Link
LinkedIn Profile: 
Link

Research Interests

FPGA Based Edge Computing

Curriculum Vitae

AttachmentSize
PDF icon resume_masudul_quraishi.pdf97.75 KB

Publications

Conference Proceedings

M. Riera, Bank-Tavakoli, E. , Quraishi, M. Hassan, and Ren, F. , “HALO 1.0: A Hardware-agnostic Accelerator Orchestration Framework for Enabling Hardware-agnostic Programming with True Performance Portability for Heterogeneous HPC”. Under Review. Conference Proceedings
E. Bank-Tavakoli, Riera, M. , Quraishi, M. Hassan, and Ren, F. , “FSCHOL: An OpenCL-based HPC Framework for Accelerating Sparse Cholesky Factorization on FPGAs”, The 33rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). Virtual Event, pp. 209-220, 2021. (380.33 KB) Conference Proceedings

Journal Article

M. Hassan Quraishi, Bank-Tavakoli, E. , and Ren, F. , “A Survey of System Architectures and Techniques for FPGA Virtualization”, IEEE Transactions on Parallel and Distributed Systems, vol. 32, no. 9, pp. 2216-2230, 2021. (435.22 KB) Journal Article