| Title | Scalability And Design-space Analysis of A 1T-1MTJ Memory Cell |
| Publication Type | Conference Proceedings |
| Year of Publication | 2011 |
| Authors | Dorrance, R, Ren, F, Toriyama, Y, Amin, A, Yang, C-KK, Marković, D |
| Conference Name | Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH) |
| Pagination | 32-36 |
| Date Published | 01/2011 |
| Publisher | IEEE |
| Keywords (or New Research Field) | psclab |
| Abstract | This paper introduces a design-space feasibility region as a function of MTJ characteristics and memory target specifications. The sensitivity of the design space is analyzed for scaling of both MTJ and underlying transistor technology. Design points for improved yield, density, and memory performance can be extracted for 90nm down to 32nm processes based on measured MTJ devices. To achieve flash-like densities in upcoming 22nm and 16nm technology nodes, scaling of the critical switching current density is required. |
| URL | http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5941480 |
Sign In / Sign Out
Navigation for Entire University
