@inproceedings {24,
	title = {Scalability And Design-space Analysis of A 1T-1MTJ Memory Cell},
	year = {2011},
	month = {01/2011},
	pages = {32-36},
	publisher = {IEEE},
	abstract = {<p>This paper introduces a design-space feasibility region as a function of MTJ characteristics and memory target specifications. The sensitivity of the design space is analyzed for scaling of both MTJ and underlying transistor technology. Design points for improved yield, density, and memory performance can be extracted for 90nm down to 32nm processes based on measured MTJ devices. To achieve flash-like densities in upcoming 22nm and 16nm technology nodes, scaling of the critical switching current density is required.</p>},
	keywords = {psclab},
	url = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5941480},
	author = {Dorrance, Richard and Ren, Fengbo and Toriyama, Yuta and Amin, Amr and Yang, C-KK and Markovi{\'c}, Dejan}
}
