Export 60 results:
Filters: Keyword is psclab  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
Y. Feng, Yang, F. , Zhou, X. , Guo, Y. , Tang, F. , Ren, F. , Guo, J. , and Ji, S. , A Deep Learning Approach for Targeted Contrast-Enhanced Ultrasound Based Prostate Cancer Detection, IEEE/ACM Transactions on Computational Biology and Bioinformatics, vol. 16, no. 6, pp. 1794-1801, 2019. (1.73 MB)
A. Dua, Hardware Acceleration of Video Analytics on FPGA Using OpenCL, Arizona State University, Tempe, 2019. (2.83 MB)
A. Dua, Li, Y. I. , and Ren, F. , Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing, 2020.
R. Dorrance, Ren, F. , Toriyama, Y. , Amin, A. , Yang, C. - K. K. , and Marković, D. , Scalability And Design-space Analysis of A 1T-1MTJ Memory Cell, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). IEEE, pp. 32-36, 2011. (1.1 MB)
R. Dorrance, Ren, F. , and Marković, D. , A Scalable Sparse Matrix-vector Multiplication Kernel for Energy-efficient Sparse-BLAS on FPGAs, Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays (FPGA). ACM, pp. 161-170, 2014. (558.35 KB)
R. Dorrance, Ren, F. , Toriyama, Y. , Hafez, A. Amin, Yang, C. - K. K. , and Marković, D. , Scalability and Design-space Analysis of A 1T-1MTJ Memory Cell For STT-RAMs, IEEE Transactions on Electron Devices, vol. 59, no. 4, pp. 878–887, 2012. (1.1 MB)
L. Cheng, Xu, W. , Ren, F. , Gong, F. , Gupta, P. , and He, L. , Statistical Timing and Power Analysis of VLSI Considering Non-linear Dependence, the VLSI Journal Integration, vol. 47, no. 4, pp. 487–498, 2014. (845.26 KB)
M. Chen, Hu, Q. , Yu, Z. , Thomas, H. , Feng, A. , Hou, Y. , McCullough, K. , Ren, F. , and Soibelman, L. , STPLS3D: A Large-Scale Synthetic and Real Aerial Photogrammetry 3D Point Cloud Dataset, The British Machine Vision Conference (BMVC). London, UK, 2022. (11.33 MB)
S. Biookaghazadeh, Zhao, M. , and Ren, F. , Are FPGAs Suitable for Edge Computing?, The USENIX Workshop on Hot Topics in Edge Computing (HotEdge '18). BOSTON, MA, 2018. (363.22 KB)
E. Bank-Tavakoli, Riera, M. , Quraishi, M. Hassan, and Ren, F. , FSCHOL: An OpenCL-based HPC Framework for Accelerating Sparse Cholesky Factorization on FPGAs, The 33rd International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD). Virtual Event, pp. 209-220, 2021. (380.33 KB)