Publication

Export 14 results:
Filters: First Letter Of Title is S  [Clear All Filters]
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 
C
M. Chen, Hu, Q. , Yu, Z. , Thomas, H. , Feng, A. , Hou, Y. , McCullough, K. , Ren, F. , and Soibelman, L. , STPLS3D: A Large-Scale Synthetic and Real Aerial Photogrammetry 3D Point Cloud Dataset, The British Machine Vision Conference (BMVC). London, UK, 2022. (11.33 MB)
L. Cheng, Xu, W. , Ren, F. , Gong, F. , Gupta, P. , and He, L. , Statistical Timing and Power Analysis of VLSI Considering Non-linear Dependence, the VLSI Journal Integration, vol. 47, no. 4, pp. 487–498, 2014. (845.26 KB)
D
R. Dorrance, Ren, F. , and Marković, D. , A Scalable Sparse Matrix-vector Multiplication Kernel for Energy-efficient Sparse-BLAS on FPGAs, Proceedings of the 2014 ACM/SIGDA International Symposium on Field-programmable Gate Arrays (FPGA). ACM, pp. 161-170, 2014. (558.35 KB)
R. Dorrance, Ren, F. , Toriyama, Y. , Hafez, A. Amin, Yang, C. - K. K. , and Marković, D. , Scalability and Design-space Analysis of A 1T-1MTJ Memory Cell For STT-RAMs, IEEE Transactions on Electron Devices, vol. 59, no. 4, pp. 878–887, 2012. (1.1 MB)
R. Dorrance, Ren, F. , Toriyama, Y. , Amin, A. , Yang, C. - K. K. , and Marković, D. , Scalability And Design-space Analysis of A 1T-1MTJ Memory Cell, Proceedings of the 2011 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH). IEEE, pp. 32-36, 2011. (1.1 MB)
A. Dua, Li, Y. I. , and Ren, F. , Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing, 2020.
L
Z. Liu, Li, Y. I. , Ren, F. , Yu, H. , and Goh, W. , SqueezedText: A Real-time Scene Text Recognition by Binary Convolutional Encoder-decoder Network, The AAAI Conference on Artificial Intelligence (AAAI). New Orleans, Louisana, pp. 7194-7201, 2018. (1.49 MB)
Q
M. Hassan Quraishi, Bank-Tavakoli, E. , and Ren, F. , A Survey of System Architectures and Techniques for FPGA Virtualization, IEEE Transactions on Parallel and Distributed Systems, vol. 32, no. 9, pp. 2216-2230, 2021. (435.22 KB)
R
F. Ren, A Scalable VLSI Architecture for Real-Time and Energy-Efficient Sparse Approximation in Compressive Sensing Systems, University of California, Los Angeles, Los Angeles, 2015. (5.71 MB)
F. Ren, Zhang, C. , Liu, L. , Xu, W. , Owall, V. , and Marković, D. , A Square-Root-Free Matrix Decomposition Method for Energy-Efficient Least Square Computation on Embedded Systems, IEEE Embedded Systems Letters, vol. 6, no. 4, pp. 73–76, 2014. (912.74 KB)
F. Ren, Xu, W. , and Marković, D. , Scalable and Parameterised VLSI Architecture for Efficient Sparse Approximation in FPGAs And SoCs, IET Electronics Letters, vol. 49, no. 23, pp. 1440–1441, 2013. (154.45 KB)
F. Ren, Dorrace, R. , Xu, W. , and Marković, D. , A Single-precision Compressive Sensing Signal Reconstruction Engine on FPGAs, Proceedings of the 23rd International Conference on Field Programmable Logic and Applications (FPL). IEEE, pp. 1-4, 2013. (358.12 KB)
Z
X. Zhang, Xu, W. , Huang, M. - C. , Amini, N. , and Ren, F. , See UV on Your Skin: An Ultraviolet Sensing and Visualization System, Proceedings of the 8th International Conference on Body Area Networks (BodyNets). ICST (Institute for Computer Sciences, Social-Informatics and Telecommunications Engineering), pp. 22-28, 2013. (1.82 MB)