Project Figures 9

Fig. 9. Results in comparison with FPGA-based accelerators